Skip to content
Snippets Groups Projects
Select Git revision
  • feature/libtcg-rebase default protected
1 result
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.010Jul987643130Jun292827262524232221tests/qtest: Move mkimg() and have_qemu_img() from libqos to libqtesttests/qtest/readconfig-test: Allow testing for arbitrary memory sizestests/tcg/s390x: Test MVCRL with a large value in R0tests/tcg/s390x: Test MDEB and MDEBRtests/tcg/s390x: Test LRAtests/tcg/s390x: Test LARL with a large offsettests/tcg/s390x: Test EPSWtarget/s390x: Fix relative long instructions with large offsetstarget/s390x: Fix LRA when DAT is offtarget/s390x: Fix LRA overwriting the top 32 bits on DAT errortarget/s390x: Fix MVCRL with a large value in R0target/s390x: Fix MDEB and MDEBRtarget/s390x: Fix EPSW CC reportinglinux-user: elfload: Add more initial s390x PSW bitshw/s390x: Move KVM specific PV from hw/ to target/s390x/kvm/QGA VSS: Add log in functions begin/endQGA VSS: Print error in err_setQGA VSS: Replace 'fprintf(stderr' with qga_debugQGA VSS: Add wrapper to send log to debugger and stderrqga: Add tests for --allow-rpcs optionqga: Add new option --allow-rpcsqga: Rename ga_disable_not_allowed -> ga_disable_not_allowed_freezeriscv: Add support for the Zfa extensiontarget/riscv/kvm.c: read/write (cbom|cboz)_blocksize in KVMtarget/riscv/kvm.c: add kvmconfig_get_cfg_addr() helpertarget/riscv: update multi-letter extension KVM propertiestarget/riscv/cpu.c: create KVM mock propertiestarget/riscv/cpu.c: remove priv_ver check from riscv_isa_string_ext()target/riscv/cpu.c: add satp_mode properties earliertarget/riscv/kvm.c: add multi-letter extension KVM propertiestarget/riscv/kvm.c: update KVM MISA bitstarget/riscv: add KVM specific MISA propertiestarget/riscv/cpu: add misa_ext_info_arr[]target/riscv/kvm.c: init 'misa_ext_mask' with scratch CPUtarget/riscv: handle mvendorid/marchid/mimpid for KVM CPUstarget/riscv: read marchid/mimpid in kvm_riscv_init_machine_ids()target/riscv: use KVM scratch CPUs to init KVM propertiestarget/riscv/cpu.c: restrict 'marchid' valuetarget/riscv/cpu.c: restrict 'mimpid' valuetarget/riscv/cpu.c: restrict 'mvendorid' value