Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
L
libtcg
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Anton
libtcg
Graph
c7bc2a8fb14650264ada7012af59d87207da590f
Select Git revision
Branches
1
feature/libtcg-rebase
default
protected
1 result
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
7
Nov
6
5
3
2
1
31
Oct
30
27
25
23
22
21
target/riscv: Add M-mode virtual interrupt and IRQ filtering support.
target/riscv: Split interrupt logic from riscv_cpu_update_mip.
target/riscv: Set VS* bits to one in mideleg when H-Ext is enabled
target/riscv: Check for async flag in case of RISCV_EXCP_SEMIHOST.
target/riscv: Without H-mode mask all HS mode inturrupts in mie.
target/riscv: rename ext_icboz to ext_zicboz
target/riscv: rename ext_icbom to ext_zicbom
target/riscv: rename ext_icsr to ext_zicsr
target/riscv: rename ext_ifencei to ext_zifencei
tcg/sparc64: Implement tcg_out_extrl_i64_i32
tcg/optimize: Canonicalize sub2 with constants to add2
tcg/optimize: Canonicalize subi to addi during optimization
tcg: Canonicalize subi to addi during opcode generation
tcg/optimize: Split out arg_new_constant
tcg: Eliminate duplicate env store operations
tcg/optimize: Optimize env memory operations
tcg/optimize: Split out cmp_better_copy
tcg/optimize: Pipe OptContext into reset_ts
tcg: Don't free vector results
tcg: Remove TCG_TARGET_HAS_neg_{i32,i64}
tcg/loongarch64: Implement neg opcodes
tcg/mips: Implement neg opcodes
tcg: Remove TCG_TARGET_HAS_movcond_{i32,i64}
tcg/mips: Always implement movcond
tcg/mips: Split out tcg_out_setcond_int
tcg: Move tcg_temp_free_* out of line
tcg: Move tcg_temp_new_*, tcg_global_mem_new_* out of line
tcg: Move tcg_constant_* out of line
tcg: Unexport tcg_gen_op*_{i32,i64}
tcg: Move tcg_gen_opN declarations to tcg-internal.h
tcg: Move vec_gen_* declarations to tcg-internal.h
tcg: Move 64-bit expanders out of line
tcg: Move 32-bit expanders out of line
tcg: Move generic expanders out of line
tcg: Move tcg_gen_op* out of line
tcg: Mark tcg_gen_op* as noinline
accel/tcg: Fix condition for store_atom_insert_al16
accel/tcg: Remove redundant case in store_atom_16
host/include/loongarch64: Add atomic16 load and store
tcg/loongarch64: Use cpuinfo.h
Loading