Skip to content
Snippets Groups Projects
Select Git revision
  • feature/libtcg-rebase default protected
1 result
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.07Sep6542131Aug302926252423191817161413121110987543212131Jul292827282726252221201918hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()target/riscv: Add Zihintpause supporttarget/riscv: rvv: Add option 'rvv_ma_all_1s' to enable optional mask agnostic behaviortarget/riscv: rvv: Add mask agnostic for vector permutation instructionstarget/riscv: rvv: Add mask agnostic for vector mask instructionstarget/riscv: rvv: Add mask agnostic for vector floating-point instructionstarget/riscv: rvv: Add mask agnostic for vector fix-point arithmetic instructionstarget/riscv: rvv: Add mask agnostic for vector integer comparison instructionstarget/riscv: rvv: Add mask agnostic for vector integer shift instructionstarget/riscv: rvv: Add mask agnostic for vx instructionstarget/riscv: rvv: Add mask agnostic for vector load / store instructionstarget/riscv: rvv: Add mask agnostic for vv instructionsdocs: List kvm as a supported accelerator on RISC-Vtarget/riscv: Fix typo and restore Pointer Masking functionality for RISC-Vroms/opensbi: Upgrade from v1.0 to v1.1target/riscv: Simplify the check in hmode to reuse the check in riscv_csrrw_checktarget/riscv: Fix checks in hmode/hmode32target/riscv: Add check for csrs existed with U extensiontarget/riscv: Fix checkpatch warning may triggered in csr_ops tabletarget/riscv: H extension depends on I extensiontarget/riscv: Add check for supported privilege mode combinationshw/riscv: virt: pass random seed to fdttarget/riscv: move zmmul out of the experimental propertiestarget/riscv: fix shifts shamt value for rv128ctarget/riscv: Force disable extensions if priv spec version does not matchtarget/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()Merge tag 'samuel-thibault' of https://people.debian.org/~sthibault/qemu into stagingMerge tag 'pull-tcg-20220906' of https://gitlab.com/rth7680/qemu into stagingtarget/riscv: Make translator stop before the end of a pagetarget/riscv: Add MAX_INSN_LEN and insn_lentarget/i386: Make translator stop before the end of a pagetarget/s390x: Make translator stop before the end of a pageaccel/tcg: Add fast path for translator_ld*accel/tcg: Add pc and host_pc params to gen_intermediate_codeaccel/tcg: Remove translator_ldswaccel/tcg: Document the faulting lookup in tb_lookup_cmpaccel/tcg: Use probe_access_internal for softmmu get_page_addr_code_hostpaccel/tcg: Move qemu_ram_addr_from_host_nofail to physmem.caccel/tcg: Make tb_htable_lookup staticaccel/tcg: Unlock mmap_lock after longjmp