Skip to content
Snippets Groups Projects
  1. Apr 19, 2016
  2. Apr 18, 2016
    • Eduardo Habkost's avatar
      target-i386: Set AMD alias bits after filtering CPUID data · 9997cf7b
      Eduardo Habkost authored
      
      QEMU complains about -cpu host on an AMD machine:
        warning: host doesn't support requested feature: CPUID.80000001H:EDX [bit 0]
      For bits 0,1,3,4,5,6,7,8,9,12,13,14,15,16,17,23,24.
      
      KVM_GET_SUPPORTED_CPUID and and x86_cpu_get_migratable_flags()
      don't handle the AMD CPUID aliases bits, making
      x86_cpu_filter_features() print warnings and clear those CPUID
      bits incorrectly.
      
      To avoid hacking x86_cpu_get_migratable_flags() to handle
      CPUID_EXT2_AMD_ALIASES (just like the existing hack inside
      kvm_arch_get_supported_cpuid()), simply move the
      CPUID_EXT2_AMD_ALIASES code in x86_cpu_realizefn() after the
      x86_cpu_filter_features() call.
      
      This will probably make the CPUID_EXT2_AMD_ALIASES hack in
      kvm_arch_get_supported_cpuid() unnecessary, too. The hack will be
      removed in a follow-up patch after v2.6.0.
      
      Reported-by: default avatarRadim Krčmář <rkrcmar@redhat.com>
      Tested-by: default avatarRadim Krčmář <rkrcmar@redhat.com>
      Signed-off-by: default avatarEduardo Habkost <ehabkost@redhat.com>
      9997cf7b
    • Peter Maydell's avatar
      Merge remote-tracking branch 'remotes/afaerber/tags/qom-cpu-for-peter' into staging · 92b674b6
      Peter Maydell authored
      
      QOM CPUState and X86CPU
      
      * MAINTAINERS cleanup
      
      # gpg: Signature made Mon 18 Apr 2016 17:23:16 BST using RSA key ID 3E7E013F
      # gpg: Good signature from "Andreas Färber <afaerber@suse.de>"
      # gpg:                 aka "Andreas Färber <afaerber@suse.com>"
      
      * remotes/afaerber/tags/qom-cpu-for-peter:
        MAINTAINERS: Drop target-i386 from CPU subsystem
      
      Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
      92b674b6
    • Andreas Färber's avatar
      MAINTAINERS: Drop target-i386 from CPU subsystem · 2e4cad28
      Andreas Färber authored
      
      X86CPU QOM type is in good hands and actively maintained these days, so
      drop it from the generic QOM CPU subsystem.
      
      Some refactorings and design questions will still intersect, but review
      and discussions of individual series can still take place while opting out
      of general X86CPU patch review.
      
      Acked-by: default avatarEduardo Habkost <ehabkost@redhat.com>
      Signed-off-by: default avatarAndreas Färber <afaerber@suse.de>
      2e4cad28
    • Peter Maydell's avatar
      Merge remote-tracking branch 'remotes/mcayland/tags/qemu-openbios-signed' into staging · 6a6fa68a
      Peter Maydell authored
      
      Update OpenBIOS images
      
      # gpg: Signature made Mon 18 Apr 2016 09:39:31 BST using RSA key ID AE0F321F
      # gpg: Good signature from "Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>"
      
      * remotes/mcayland/tags/qemu-openbios-signed:
        Update OpenBIOS images
      
      Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
      6a6fa68a
    • Peter Maydell's avatar
      Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.6-20160418' into staging · ba389950
      Peter Maydell authored
      
      ppc patch queue for 2-16-04-18
      
      Three bugfixe patches for 2.6 here.
      * Two for bad implementation of some of the strong load/store
        instructions
      
      * One for bad migration of the XER register.  This is a regression
        from 2.5, cause by a change in the way we represent at XER during
        runtime.
      
      # gpg: Signature made Mon 18 Apr 2016 06:17:03 BST using RSA key ID 20D9B392
      # gpg: Good signature from "David Gibson <david@gibson.dropbear.id.au>"
      # gpg:                 aka "David Gibson (Red Hat) <dgibson@redhat.com>"
      # gpg:                 aka "David Gibson (ozlabs.org) <dgibson@ozlabs.org>"
      # gpg: WARNING: This key is not certified with sufficiently trusted signatures!
      # gpg:          It is not certain that the signature belongs to the owner.
      # Primary key fingerprint: 75F4 6586 AE61 A66C C44E  87DC 6C38 CACA 20D9 B392
      
      * remotes/dgibson/tags/ppc-for-2.6-20160418:
        ppc: Fix migration of the XER register
        ppc: Fix the bad exception NIP value and the range check in LSWX
        ppc: Fix the range check in the LSWI instruction
      
      Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
      ba389950
    • Peter Maydell's avatar
      Merge remote-tracking branch 'remotes/otubo/tags/pull-seccomp-20160416' into staging · adde0204
      Peter Maydell authored
      
      seccomp branch queue
      
      # gpg: Signature made Sat 16 Apr 2016 19:58:46 BST using RSA key ID 12F8BD2F
      # gpg: Good signature from "Eduardo Otubo (Software Engineer @ ProfitBricks) <eduardo.otubo@profitbricks.com>"
      # gpg: WARNING: This key is not certified with a trusted signature!
      # gpg:          There is no indication that the signature belongs to the owner.
      # Primary key fingerprint: 1C96 46B6 E1D1 C38A F2EC  3FDE FD0C FF5B 12F8 BD2F
      
      * remotes/otubo/tags/pull-seccomp-20160416:
        seccomp: adding sysinfo system call to whitelist
        seccomp: Whitelist cacheflush since 2.2.0 not 2.2.3
        configure: Enable seccomp sandbox for MIPS
      
      Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
      adde0204
    • Peter Maydell's avatar
      Merge remote-tracking branch 'remotes/weil/tags/pull-wxx-20160415' into staging · c6c598ca
      Peter Maydell authored
      
      wxx patch queue
      
      # gpg: Signature made Fri 15 Apr 2016 18:36:41 BST using RSA key ID 677450AD
      # gpg: Good signature from "Stefan Weil <sw@weilnetz.de>"
      # gpg:                 aka "Stefan Weil <stefan.weil@weilnetz.de>"
      # gpg:                 aka "Stefan Weil <stefan.weil@bib.uni-mannheim.de>"
      # gpg: WARNING: This key is not certified with sufficiently trusted signatures!
      # gpg:          It is not certain that the signature belongs to the owner.
      # Primary key fingerprint: 4923 6FEA 75C9 5D69 8EC2  B78A E08C 21D5 6774 50AD
      
      * remotes/weil/tags/pull-wxx-20160415:
        wxx: Fix broken TCP networking (regression)
      
      Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
      c6c598ca
    • Mark Cave-Ayland's avatar
      Update OpenBIOS images · afc47486
      Mark Cave-Ayland authored
      
      Update OpenBIOS images to SVN r1395 built from submodule.
      
      Signed-off-by: default avatarMark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
      afc47486
    • Thomas Huth's avatar
      ppc: Fix migration of the XER register · aa378598
      Thomas Huth authored
      
      env->xer only holds the lower bits of the XER register nowadays, the
      SO, OV and CA bits are stored in separate variables (see the function
      cpu_write_xer() for details). Since the migration code currently only
      reads the "xer" variable, the upper bits are lost during migration.
      Fix it by using cpu_read_xer() instead.
      
      Signed-off-by: default avatarThomas Huth <thuth@redhat.com>
      Signed-off-by: default avatarDavid Gibson <david@gibson.dropbear.id.au>
      aa378598
    • Thomas Huth's avatar
      ppc: Fix the bad exception NIP value and the range check in LSWX · 537d3e8e
      Thomas Huth authored
      
      The range checks in the LSWX instruction are completely insufficient:
      They do not take the wrap-around case into account, and the check
      "reg < rx" should be "reg <= rx" instead. Fix it by using the new
      lsw_reg_in_range() helper function that is already used for LSWI, too.
      
      Then there is a second problem: In case the INVAL exception is generated,
      the NIP value is wrong, it currently points to the instruction before
      the LSWX instruction. This is because gen_lswx() already decreases the
      NIP value by 4 (to be prepared for page fault exceptions), and
      powerpc_excp() later decreases it again by 4 while handling the program
      exception. So to get this right, we've got to undo the "- 4" from
      gen_lswx() here before calling helper_raise_exception_err().
      
      Signed-off-by: default avatarThomas Huth <thuth@redhat.com>
      Signed-off-by: default avatarDavid Gibson <david@gibson.dropbear.id.au>
      537d3e8e
    • Thomas Huth's avatar
      ppc: Fix the range check in the LSWI instruction · afbee712
      Thomas Huth authored
      
      There are two issues: First, the number of registers that are used has
      to be calculated with "(nb + 3) / 4" (i.e. round always up, not down).
      Second, the "start <= ra && (start + nr - 32) > ra" condition for the
      wrap-around case is wrong: It has to be tested with "||" instead of "&&".
      Since we can reuse this check later for the LSWX instruction, let's
      place the fixed code into a helper function, too.
      
      Signed-off-by: default avatarThomas Huth <thuth@redhat.com>
      Signed-off-by: default avatarDavid Gibson <david@gibson.dropbear.id.au>
      afbee712
  3. Apr 16, 2016
  4. Apr 15, 2016
Loading