target/mips: Provide R/W access to SAARI and SAAR CP0 registers
Provide R/W access to SAARI and SAAR CP0 registers. Reviewed-by:Stefan Markovic <smarkovic@wavecomp.com> Signed-off-by:
Yongbok Kim <yongbok.kim@mips.com> Signed-off-by:
Aleksandar Markovic <amarkovic@wavecomp.com>
Showing
- target/mips/cpu.h 1 addition, 0 deletionstarget/mips/cpu.h
- target/mips/helper.h 6 additions, 0 deletionstarget/mips/helper.h
- target/mips/internal.h 1 addition, 0 deletionstarget/mips/internal.h
- target/mips/op_helper.c 50 additions, 0 deletionstarget/mips/op_helper.c
- target/mips/translate.c 62 additions, 4 deletionstarget/mips/translate.c
Loading
Please register or sign in to comment