Skip to content
Snippets Groups Projects
Commit 2d69f359 authored by Paul Brook's avatar Paul Brook
Browse files

ARM host fixes


Minor TCG cleanups and warning fixes for ARM hosts.

Signed-off-by: default avatarPaul Brook <paul@codesourcery.com>
parent 5e650002
No related branches found
No related tags found
No related merge requests found
......@@ -1567,7 +1567,7 @@ static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
tcg_out_st32(s, COND_AL, arg, arg1, arg2);
}
void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
{
if (val > 0)
if (val < 0x100)
......
......@@ -51,9 +51,10 @@ enum {
TCG_REG_R12,
TCG_REG_R13,
TCG_REG_R14,
TCG_TARGET_NB_REGS
};
#define TCG_TARGET_NB_REGS 15
/* used for function call generation */
#define TCG_REG_CALL_STACK TCG_REG_R13
#define TCG_TARGET_STACK_ALIGN 8
......@@ -69,8 +70,7 @@ enum {
static inline void flush_icache_range(unsigned long start, unsigned long stop)
{
#if QEMU_GNUC_PREREQ(4, 1)
void __clear_cache(char *beg, char *end);
__clear_cache((char *) start, (char *) stop);
__builtin___clear_cache((char *) start, (char *) stop);
#else
register unsigned long _beg __asm ("a1") = start;
register unsigned long _end __asm ("a2") = stop;
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment