Atish Patra
authored
mcycle/minstret are actually WARL registers and can be written with any given value. With SBI PMU extension, it will be used to store a initial value provided from supervisor OS. The Qemu also need prohibit the counter increment if mcountinhibit is set. Support mcycle/minstret through generic counter infrastructure. Reviewed-by:Alistair Francis <alistair.francis@wdc.com> Signed-off-by:
Atish Patra <atish.patra@wdc.com> Signed-off-by:
Atish Patra <atishp@rivosinc.com> Message-Id: <20220620231603.2547260-8-atishp@rivosinc.com> Signed-off-by:
Alistair Francis <alistair.francis@wdc.com>
Name | Last commit | Last update |
---|