Skip to content
  • Peter Maydell's avatar
    55fd0f84
    hw/timer/cmsdk-apb-dualtimer: Add Clock input · 55fd0f84
    Peter Maydell authored
    
    
    As the first step in converting the CMSDK_APB_DUALTIMER device to the
    Clock framework, add a Clock input.  For the moment we do nothing
    with this clock; we will change the behaviour from using the pclk-frq
    property to using the Clock once all the users of this device have
    been converted to wire up the Clock.
    
    We take the opportunity to correct the name of the clock input to
    match the hardware -- the dual timer names the clock which drives the
    timers TIMCLK.  (It does also have a 'pclk' input, which is used only
    for the register and APB bus logic; on the SSE-200 these clocks are
    both connected together.)
    
    This is a migration compatibility break for machines mps2-an385,
    mps2-an386, mps2-an500, mps2-an511, mps2-an505, mps2-an521, musca-a,
    musca-b1.
    
    Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
    Reviewed-by: default avatarPhilippe Mathieu-Daudé <f4bug@amsat.org>
    Reviewed-by: default avatarLuc Michel <luc@lmichel.fr>
    Tested-by: default avatarPhilippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20210128114145.20536-9-peter.maydell@linaro.org
    Message-id: 20210121190622.22000-9-peter.maydell@linaro.org
    55fd0f84
    hw/timer/cmsdk-apb-dualtimer: Add Clock input
    Peter Maydell authored
    
    
    As the first step in converting the CMSDK_APB_DUALTIMER device to the
    Clock framework, add a Clock input.  For the moment we do nothing
    with this clock; we will change the behaviour from using the pclk-frq
    property to using the Clock once all the users of this device have
    been converted to wire up the Clock.
    
    We take the opportunity to correct the name of the clock input to
    match the hardware -- the dual timer names the clock which drives the
    timers TIMCLK.  (It does also have a 'pclk' input, which is used only
    for the register and APB bus logic; on the SSE-200 these clocks are
    both connected together.)
    
    This is a migration compatibility break for machines mps2-an385,
    mps2-an386, mps2-an500, mps2-an511, mps2-an505, mps2-an521, musca-a,
    musca-b1.
    
    Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
    Reviewed-by: default avatarPhilippe Mathieu-Daudé <f4bug@amsat.org>
    Reviewed-by: default avatarLuc Michel <luc@lmichel.fr>
    Tested-by: default avatarPhilippe Mathieu-Daudé <f4bug@amsat.org>
    Message-id: 20210128114145.20536-9-peter.maydell@linaro.org
    Message-id: 20210121190622.22000-9-peter.maydell@linaro.org
Loading